Abstract---
I. INTRODUCTION
HE VCO is one of the major critical blocks in RF transceiver and it will limit the overall performance of transceiver in terms of power consumption and phase noise.
P. Arivazhagan Each wireless standard has different specification to design a VCO, including phase noise and tuning range. In addition, VCO needs to generate quadrature signals, since transceivers are highly integrated architectures [1] , such as direct conversion and low-IF. Quadrature signals are generated by all-pMOS LC-VCO with either poly (or) MOS capacitor SCA followed by divider using current mode logic latches without fixed current source. As, this topology occupies low area and fabrication cost than other [2] , as it suitable in today's wireless communications. Performance [2] using different varactors are compared [3] and tabulated. This work further improvement changes in design level, replacing source degeneration resistor in CML Latch into conventional CML latch QVCO.The designing of QVCO should meet overall standard specifications in terms of power and phase noise, as this applicable for 2.4 GHz short range wireless transceivers like ZigBee, Bluetooth, WLAN etc., This work presents a CMOS QVCO tuned by a reverse biased diode varactor, pMOS capacitor working in the depletion and inversion regions, nMOS capacitor working in the accumulation and depletions regions and shows the overall performance comparison in terms of phase noise, frequency range, harmonic distortion and tuning range.
The section 2 describes the diode acts as capacitance by varying the reverse bias voltage. The section 3 describes about MOS varactor operating in different regions whereas section 4 describes about 2.4 GHz QVCO design includes VCO generates at 4.8 GHz with various loads followed by divider. Section 5 describes about performance comparison of different varactors followed by pre and post layout results discussed in section 6.
II. DIODE VARACTOR
A reverse biased diode used as a capacitor [4] and its simplified electrical model are shown in [5] . This simplified model considers the parasitic resistance in series with the capacitance. The capacitance C j is the reverse p-n junction capacitance, R s is the series parasitic resistance [6] and R par is the parallel resistance due to substrate losses as shown in Fig.  1 . The capacitance can be varied because C j has a dependence on the reverse bias voltage V rev (i.e., potential difference between V out1 and V ctr ) of the p-n junction given by equation Figure 1 shows the conversion from parallel RC network into series RC network to find the quality factor of the diode varactor. The quality factor of series RC network [1] , 
A. Derivations of Quality Factor of Diode Varactor
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III. MOS VARACTOR
MOS acts as a capacitor when its drain, source and bulk (D, S, B) are connected together to form one capacitor terminals, and the polysilicon gate forms the other capacitor terminal as shown in Fig. 2 (a) . The capacitance varies depending on the potential difference between the bulk and the gate V BG (i.e., potential difference between the V out1 and V ctr )) and the operating region in which the MOS structure stays as shown in Fig. 3 . The variation is non-monotonic as the device goes from the accumulation region to the inversion region through the depletion region. Two ways to make the variation monotonic are to force the device operate in either the accumulation region or in the inversion region. In order to make accumulation mode MOS capacitor (A-MOS), in a standard pMOS transistor, the p+ diffusions of the drain and source are replaced with n+ regions [8] . This suppresses the injection of minority carriers (holes) into the channel and prevents inversion. The device stays always in accumulation region, which can be used to give highly nonlinear and monotonic capacitance. This structure has high C max / C min ratio, which can be used to achieve a high tuning range. Low parasitic resistance (high Q) gives low phase noise performance and furthermore as change in capacitance is less steep, K VCO is low. Hence, this type of structure is generally preferred to achieve a low phase noise and high tuning range performance.
But due to lack of A-pMOS model support in author's laboratory, inversion mode structure has been chosen in the present design. PMOS based inversion mode (I-pMOS) structure as shown in Fig. 2 (b) is used because it has low 1/f noise and has a higher tuning range than an nMOS based accumulation structure shown in Fig. 2 (c). 
A. Choose the Inductor Size
Before, going into actual transistor level design, first choose the inductor value at 4.8 GHz from the given Sparameters [9] . The modeled six parameter values shown in Figure 4 using MATLAB is not fit our design considering in terms of area, parasitic capacitance, which affects the operating frequency and supply voltage. Another choice to find the values using ASITIC (circuit simulator) [10] (or) based on your assumption by the value of quality factor (standard). Spiral inductor is suitable in today's applications like On-chip, as it occupy low area. The quality factor of these inductor around 5 ~10 is low compared with others like bondwire etc., It affects the phase noise, but while considering in 2.4 GHz short range applications phase noise is not major issue than cost and power. Assume "Q" and inductor values at 4.8 GHz to find the parasitic series resistance of inductor by
(or) octagonal type spiral inductor is used, which is best suited for on-chip solutions related with quality factor. The value of each inductor is 1 nH. The parasitic resistance of the spiral inductor was found approximately 4.5 ohm providing a (Q) value of 6.7 at 4.8 GHz estimated using ASITIC. With this inductance value, the total capacitance on each node must be approx. 1.1 pF to obtain a 4.8 GHz oscillation frequency.
B. Performance Comparison of Different VCO Topologies
Three different topologies of LC-VCO based on complementary cross-coupled (VCO_CC), all-nMOS and allpMOS transistors are shown in Figure 5 (b) and Figure 5 (c) respectively. These topologies are compared for their performance characteristics in terms of phase noise, supply voltage and tuning range to choose the appropriate VCO topology for designing a power-efficient low noise QVCO.
• Phase Noise The topology based on all-pMOS transistors shows better phase noise performance compared to all nMOS transistors. In a typical 0.18 µm digital CMOS technology pMOS transistors have approximately 10 dB lower 1/f noise compared to that for nMOS transistors [7] . This is because pMOS transistors have buried channel whereas, nMOS transistors have surface channel. Moreover, PMOS transistors have lower drain current thermal noise compared to nMOS transistors. Thus, pMOS VCOs (replace the bias current into pMOS tail current source) gives better phase noise performance than nMOS VCOs in deep-submicron CMOS technologies. Also, noise fluctuations on the varactor terminal at node V out1,2 , affects varactor gain due to fluctuations in I bias in both VCO_CC and all-nMOS VCO than all-pMOS VCO. Because, low impedance DC path between nodes and ground. The overall performance in terms of phase noise is all-pMOS VCO than VCO_CC and all-nMOS VCO.
• Supply Voltage
The voltage at node V out1, 2 required to operate the entire transistor in saturation region used as shown in Fig. 5 without causing any non-linearity. That term is called voltage headroom.
Replace the bias source into MOS tail current source. 
If spiral inductor has Symmetric structure then
If spiral inductor has asymmetric structure then
Due to asymmetric, there is variation in amplitude (p-p). But this is not major issue for considering short range applications than close-in phase noise. Voltage headroom is higher in all-pMOS VCO than VCO_CC and all-nMOS VCO due to body effect.
Tuning Range
To achieve a same transconductance (g m ) for a given current, nMOS transistors have smaller size than pMOS transistors [11] . Because of this, all-nMOS VCO core can achieve a wide tuning range than all-pMOS VCO and VCO_CC core due to less parasitic capacitance.
Based on the above discussion, all-pMOS VCO topology is chosen for designing a power efficient low noise QVCO with higher voltage headroom in deep submicron technology. Switched capacitor array (SCA) is used to achieve a wide tuning range [11] while maintaining the constant VCO tuning gain (K VCO ), in all-pMOS VCO topology. Hence, in our design finally we have chosen the all-pMOS LC-VCO topology.
B. 4 .8 GHz All-pMOS LC-VCO Design
The all-pMOS LC-VCO is designed in 0.18 µm CMOS technology and the supply voltage is 1 V instead of maximum supply voltage is 1.8 V. From Fig. 6 , M 1 and M 2 form a pMOS current mirror, whereas M 3 and M 4 are coupled in a positive feedback to provide negative resistance in order to compensate the losses occur due to parasitic resistance of both inductor and capacitor [2] . C var are variable capacitance either diode or MOS varactor, whose value is dependent on the control voltage (V ctr ). Bias current (I bias ) is chosen such that to reduce the power consumption, which is identified from whether the oscillator operating in current (or) voltage limited regime [12] . Load is used either poly (Or) MOS capacitor switched capacitor array (SCA) as shown in Fig. 7 in addition with interfacing load between two circuits. Figure 7 (a) shows the fixed poly capacitor based SCA. Drawbacks for these load, it required additional step for fabrication [1] than MOScapacitor SCA as shown in Figure 7 (b). But, it will affect the close in phase performance than Fig. 7 (a) . Based on the requirements, choose the load for external tuning. D 0 , D 1 , D 2 and D 3 are discrete switches controlled by externally shown in Fig. 7 (a) & 7 (b) . 
C. Performance Comparison of All-p MOS LC-VCO using Various Loads
The performance comparison of various loads like ideal capacitor, poly (practical) capacitor, poly capacitor SCA and MOS capacitor SCA are interchanges step by step shown in Fig. 6 for analyzing the performance in terms of close in phase noise, harmonic distortion and amplitude swing (p-p) showed in Fig. 8 and Table 1 . Only major difference as shown in Fig.  8 and Table 1 is close in phase noise due to difference in poly gate resistance. It will affect the overall quality factor and magnitude of LC-VCO. However, it can further reduce by increasing the number of gate fingers to reduce the poly gate resistance but based on the required tuning range specifications. 
E. Theoretical Analysis
The transfer function and maximum operating frequency of conventional CML latch are determined as follows. Figure  10 shows the equivalent of small-signal conventional CML latch half circuit. 
The maximum operating frequency is derived from equation (15), when g m4 reaches the 1/r ds1 + 1/R load by varying the nMOS gate width.
To estimate the self oscillation frequency of latch, the necessary condition is g m4 R load is equal to '1' to get the transfer function goes to infinity in equation (12) without considering the total capacitance.
V. COMPARISON OF QVCO USING DIFFERENT VARACTORS AND RESULTS
The main objective of the work was to make the behavior of QVCO's perceptive to the different varactors. The parasitic resistance of different varactors is not equal; it will affect the performance of whole QVCO in terms of quality factor. Therefore, performance of QVCO using different varactors have been compared in terms of frequency range, tuning range, harmonic distortion and phase noise as shown Table II. All the outputs are shown below is taken from buffer with combination of LC-VCO with MOS capacitor SCA followed by divider without tail source. All simulations have been performed with a power supply voltage V dd = 1 V. The tuning characteristics of the VCO' s are shown in Fig. 11 and summarized in Table II . Fig. 10 shows the phase noise of the QVCO's at 2.4 GHz carrier frequency. Table II presents the phase noise at different offset frequencies from the carrier. At offset frequencies lower than 1 MHz the phase noise behavior of three QVCO's is approximately same with current Consumption of all these QVCO's are equal comparing with [13] . The overall performance is displayed by inversionmode pMOS varactor comparing with other types, in terms of frequency range, tuning range, phase noise and harmonic distortion. If dc bias on the varactor varies, it will modulate the varactor capacitance. Hence, it will affect the varactor gain (K VCO ) as it linearly proportional to phase noise performance. But, in all-pMOS LC-VCO topology compared with others, there is no dc bias variation on the varactor due to low dc impedance path at node V out1 ( Figure 7 ) to ground [14] . As, shown in Fig. 12 , inversion mode pMOS varactor have smoothness of slope around 0.25 V to 0.75 V, which means that varactor gain, will decreases, while increasing the tuning range of QVCO compared with others types of varactor. The overall performance is displayed by all-pMOS VCO with MOS capacitor SCA followed by divider without tail current source using inversion mode pMOS varactor shown in table II. Bandgap reference is used to generate the reference voltage for all the sub blocks like VCO followed by divider then followed by buffer is independent of temperature and supply independent. Hence, the comparison of pre and post layout simulation results is described as follows. The pre and post simulation results of the tuning range, phase noise, power dissipation, harmonic distortion, self oscillation frequency of divider, and reference voltage are analyzed over temperature and process corner variation is shown in table III. There is a possibility of threshold voltage variations by discarding wafers that fall out of the envelope [1] . Based on those reason the carrier frequency shifts by gate delay of the transistor. By using SCA will bring back to the carrier frequency. The simulated results the QVCO can be tuned from 2.38 to 2.51 GHz when all the discrete switches of SCA are 4'b1000. The overall performance of phase noise shows −133.6 dBc / Hz at 3 MHz offset from the carrier frequency, while consuming 5.17 mA of total current. Monte Carlo statistical simulations have been undertaken over the QVCO extracted view shown in Fig. 13 . The number of samples 'N' is 500. During simulations, component mismatches are considered. The scale X-axis is replace into frequency (GHz), whereas Y-axis is replace into number of samples. A 1 V 2.4 / 4.8 GHz CMOS QVCO using selection topology and its components has been designed and presented up to layout with performance comparison. The future scope is to design the divider with and without tail current source followed by buffer only p MOS device using either active or passive load. Also, the circuit level design for targeted applications try with only p MOS device using either active or passive load rather than n MOS device.
VIII.
